-
Notifications
You must be signed in to change notification settings - Fork 1
/
verilog-alu-qupj-Flow Summary.rpt
61 lines (51 loc) · 3.23 KB
/
verilog-alu-qupj-Flow Summary.rpt
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
Flow Summary report for verilog-alu-qupj
Wed Nov 27 22:49:09 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Flow Summary
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other
applicable license agreement, including, without limitation,
that your use is for the sole purpose of programming logic
devices manufactured by Altera and sold by Altera or its
authorized distributors. Please refer to the applicable
agreement for further details.
+---------------------------------------------------------------------------------+
; Flow Summary ;
+-----------------------------------+---------------------------------------------+
; Flow Status ; Successful - Wed Nov 27 22:23:52 2019 ;
; Quartus II 64-Bit Version ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name ; verilog-alu-qupj ;
; Top-level Entity Name ; verilog-alu-qupj-block ;
; Family ; Arria II GZ ;
; Logic utilization ; < 1 % ;
; Combinational ALUTs ; 63 / 179,200 ( < 1 % ) ;
; Memory ALUTs ; 0 / 89,600 ( 0 % ) ;
; Dedicated logic registers ; 0 / 179,200 ( 0 % ) ;
; Total registers ; 0 ;
; Total pins ; 100 / 634 ( 16 % ) ;
; Total virtual pins ; 0 ;
; Total block memory bits ; 0 / 11,381,760 ( 0 % ) ;
; DSP block 18-bit elements ; 0 / 800 ( 0 % ) ;
; Total GXB Receiver Channel PCS ; 0 / 16 ( 0 % ) ;
; Total GXB Receiver Channel PMA ; 0 / 16 ( 0 % ) ;
; Total GXB Transmitter Channel PCS ; 0 / 16 ( 0 % ) ;
; Total GXB Transmitter Channel PMA ; 0 / 16 ( 0 % ) ;
; Total PLLs ; 0 / 6 ( 0 % ) ;
; Total DLLs ; 0 / 4 ( 0 % ) ;
; Device ; EP2AGZ225FF35I3 ;
; Timing Models ; Final ;
+-----------------------------------+---------------------------------------------+