Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

tried but not successfully result verilog VHDL #200

Open
joselcuevam opened this issue Sep 14, 2023 · 0 comments
Open

tried but not successfully result verilog VHDL #200

joselcuevam opened this issue Sep 14, 2023 · 0 comments

Comments

@joselcuevam
Copy link

can you confirm it is possible to use with Verilog VHDL ? i just tried, apparently those languages are supported and I did all the steps and I cant see the text formatted
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@joselcuevam