Skip to content
View ericgineer's full-sized avatar

Block or report ericgineer

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. CORDIC CORDIC Public

    The CORDIC algorithm implemented in Octave/MATLAB and Verilog

    Verilog 28 10

  2. CIC CIC Public

    A CIC filter implemented in Verilog

    Stata 22 6

  3. CIC_Octave_Matlab CIC_Octave_Matlab Public

    Octave/MATLAB code for generating compensation FIR coefficients

    MATLAB 12 5

  4. MatrixMultVer MatrixMultVer Public

    Matrix multiplication implemented in Verilog

    Verilog 8 1

  5. ADCinterface ADCinterface Public

    A Qsys project for interfacing to the BeMicro CV FPGA development board and BeScope ADC development board

    SystemVerilog 6 2

  6. LPC_FPGA LPC_FPGA Public

    Linear prediction for FPGAs

    Verilog 4