Skip to content

Issues: openhwgroup/cvw

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

21 Open 235 Closed
21 Open 235 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Review multilibs being used for gcc
#1186 opened Dec 9, 2024 by jordancarlin
2
Iterelf flag support enhancement New feature or request
#1181 opened Dec 9, 2024 by jordancarlin
@jordancarlin
4
VCS fcov false support
#1179 opened Dec 7, 2024 by jordancarlin
@jordancarlin
4
Questa VCD dump not generating correctly bug Something isn't working
#1178 opened Dec 7, 2024 by jordancarlin
Investigate a way to test python scripts for compatibility with all supported versions in install script enhancement New feature or request
#1176 opened Dec 7, 2024 by jordancarlin
@jordancarlin
UART slows down bug Something isn't working
#1170 opened Dec 2, 2024 by splinedrive
22
Deprecated files?
#1163 opened Dec 2, 2024 by jordancarlin
1 of 2 tasks
Buildroot fails to compile on GCC 14
#1161 opened Dec 1, 2024 by jordancarlin
2
Possible spi_fifo.sv bug
#1139 opened Nov 25, 2024 by rosethompson
Code coverage reporting higher coverage than expected
#1120 opened Nov 21, 2024 by jordancarlin
1
Difficulties getting RV64I working in lockstep
#1114 opened Nov 17, 2024 by davidharrishmc
2
Wally on Genesys 2 FPGA board? enhancement New feature or request
#1086 opened Nov 12, 2024 by matsbror
2
ImperasDV PBMT misaligned Mismatch
#976 opened Sep 30, 2024 by rosethompson
5
Unexplained extra bit in FMA data path enhancement New feature or request
#970 opened Sep 29, 2024 by davidharrishmc
Concurrent HPTW access fault with IFU bus fetch enhancement New feature or request
#845 opened Jun 19, 2024 by rosethompson
@rosethompson
2
Possible optimization: tlbcamline.sv enhancement New feature or request
#844 opened Jun 19, 2024 by rosethompson
@rosethompson
Setup continuous FPGA regression test and performance validation enhancement New feature or request
#780 opened May 6, 2024 by rosethompson
More tests in nightly regression enhancement New feature or request
#779 opened May 6, 2024 by davidharrishmc
3
Remove flush from EBU critical path enhancement New feature or request
#771 opened May 2, 2024 by davidharrishmc
3
Testfloat on Verilator not progressing enhancement New feature or request
#707 opened Apr 4, 2024 by davidharrishmc
@stineje
4
RAS return after return bug enhancement New feature or request
#610 opened Feb 1, 2024 by rosethompson
@rosethompson
1
ProTip! Add no:assignee to see everything that’s not assigned.