GitHub - parsoj/zelda-VHDL: a level of legend of ZELDA NES implemented in hardware (via VHDL + FPGA)

parsoj / zelda-VHDL Public

Notifications You must be signed in to change notification settings
Fork 0
Star 0

a level of legend of ZELDA NES implemented in hardware (via VHDL + FPGA)

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 1 Commit
.sopc_builder		.sopc_builder
db		db
incremental_db		incremental_db
pics		pics
BouncingBall.bsf		BouncingBall.bsf
BouncingBall.vhd		BouncingBall.vhd
BouncingBall.vhd.bak		BouncingBall.vhd.bak
Color_Mapper.bsf		Color_Mapper.bsf
Color_Mapper.vhd		Color_Mapper.vhd
Color_Mapper.vhd.bak		Color_Mapper.vhd.bak
DE2_USB_API.sof		DE2_USB_API.sof
DFF.bsf		DFF.bsf
DFlipflop.bsf		DFlipflop.bsf
Game.bsf		Game.bsf
HexDriver.bsf		HexDriver.bsf
Hexdriver.vhd		Hexdriver.vhd
Lab9.qpf		Lab9.qpf
Lab9.qws		Lab9.qws
MapPlanner.bsf		MapPlanner.bsf
Processor.asm.rpt		Processor.asm.rpt
Processor.bdf		Processor.bdf
Processor.cdf		Processor.cdf
Processor.done		Processor.done
Processor.dpf		Processor.dpf
Processor.fit.rpt		Processor.fit.rpt
Processor.fit.smsg		Processor.fit.smsg
Processor.fit.summary		Processor.fit.summary
Processor.flow.rpt		Processor.flow.rpt
Processor.map.rpt		Processor.map.rpt
Processor.map.summary		Processor.map.summary
Processor.pin		Processor.pin
Processor.pof		Processor.pof
Processor.qsf		Processor.qsf
Processor.rar		Processor.rar
Processor.sof		Processor.sof
Processor.tan.rpt		Processor.tan.rpt
Processor.tan.summary		Processor.tan.summary
Processor_assignment_defaults.qdf		Processor_assignment_defaults.qdf
Scan Register.vhd		Scan Register.vhd
Scan_Register.bsf		Scan_Register.bsf
Scan_Register.vhd		Scan_Register.vhd
Scan_Register.vhd.bak		Scan_Register.vhd.bak
VGA_controller.vhd		VGA_controller.vhd
VGA_controller.vhd.bak		VGA_controller.vhd.bak
ball.bsf		ball.bsf
ball.vhd		ball.vhd
ball.vhd.bak		ball.vhd.bak
char.vhd		char.vhd
char.vhd.bak		char.vhd.bak
clk200Hz.bsf		clk200Hz.bsf
clkDiv.bsf		clkDiv.bsf
clockDivider.vhd		clockDivider.vhd
clockDivider.vhd.bak		clockDivider.vhd.bak
dff.vhd		dff.vhd
dff.vhd.bak		dff.vhd.bak
lab9.zip		lab9.zip
linkDataFile.bsf		linkDataFile.bsf
linkDataFile.vhd		linkDataFile.vhd
linkDataFile.vhd.bak		linkDataFile.vhd.bak
mapper.bsf		mapper.bsf
mapper.vhd		mapper.vhd
mapper.vhd.bak		mapper.vhd.bak
mapplanner.vhd		mapplanner.vhd
reg_11.vhd		reg_11.vhd
reg_11.vhd.bak		reg_11.vhd.bak
sopc_builder_log.txt		sopc_builder_log.txt
vga_controller.bsf		vga_controller.bsf